We propose a new method to determine the lateral trap position in ultra-scaled MOSFETs with a precision of less than 1 nm. The method is based on an analytical model which links the surface potential in the presence of a discrete trap to the drain voltage. We demonstrate that the dependence between the surface potential in the damaged region of the channel and the drain voltage is quasi-linear. The unique slope of this dependence corresponds to a particular lateral trap position and can thus be used as a fingerprint to locate the trap. A high accuracy is reached due to a negligibly small impact of the random dopant fluctuations on the slope magnitude. To verify our analytical approach we employ standard technology computer aided design (TCAD) methods, including random discrete dopants for both n-and p-MOSFETs with various channel lengths.
Introduction
The impact of interface and oxide traps on MOSFET characteristics is crucial and still of fundamental importance. [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] Stress induced build-up of charged defects can heavily disturb the electrostatics of a MOSFET. During device operation each trap can be charged or discharged and the kinetics of this process is defined by capture and emission times. 1) This results in a local perturbation of the surface potential, and, hence, in a threshold voltage shift. 1) Defects situated in different regions of the device have a different impact on the transistor performance. As such, the information about the spatial position of the trap is of great importance. Several papers devoted to the effect of the defect position on the MOSFET performance have been published so far. [2] [3] [4] In some of them, however, the impact of random dopants and traps on the channel potential is not considered. 2, 3) Other authors mainly focus on the impact of the trap depth in the oxide. 4, 14) In this work we present an analytical model which demonstrates that the lateral channel position of the trap X T can be extracted from the dependence between the surface potential shift in the perturbed region T s and the drain voltage V d . The impact of randomly distributed dopants, which are always present in real ultrascaled devices, [15] [16] [17] [18] is accounted for. However, it is shown that this effect has only a negligible impact on the extraction accuracy.
Model description
Several papers devoted to calculation of the surface potential distribution in a MOSFET channel based on the solution of the Poisson equation have been published so far. [19] [20] [21] [22] In this work we consider n-and p-MOSFETs with a single discrete interface trap and employ an analytical expression linking the local surface potential near the trap T s to the lateral trap position X T and the applied drain voltage V d . This problem is a particular case of the one described in Ref. 21 . In this paper the MOSFET channel is divided into three region (one perturbed and the other unperturbed) and the Poisson equation is solved in each of the considered channel regions. For the device with a damaged region of any finite length the surface potential can be written as 21 )
where V G is the gate bias, V FB the flat-band voltage, Q dep the total charge inside the depletion layer, and N f the density of interface charges. The coefficients b 2 and c 2 are extracted from the solution of the Poisson equation, while obtained from the boundary conditions k is
ð2.2Þ
where " s is the dielectric constant of silicon and y d the depth of the depletion region. The geometry of the MOSFET channel including a single discrete trap at the interface is sketched in Fig. 1 . In order to adjust the model 21) to our particular case of extremely small perturbed area (i.e., discrete trap) we use the following assumptions:
1) The lengths of the unperturbed regions are
Here, ÁX T is the dimension of the perturbed area, which is equal to the lateral size of the trap (typically around 0.1 nm). The distance ÁX T is a perturbation of the second order and thus can be omitted, thereby resulting in
2) The local surface potential corresponding to the trap position is obtained from (2.1) by setting x ¼ X T . For nMOSFETs this point corresponds to the trap-induced potential minimum and for p-MOSFETs to the maximum.
3) The following approximation is used for the coordinate dependence of depletion depth y d :
Geometry of the MOSFET channel with a discrete trap at the interface.
where y 0 and y 1 are fitting parameters describing the junction depth dependence (their values are given in Table I ). With these assumptions the surface potential in the perturbed region can be written as follows: This is the crucial assumption in our model because these characteristics can be simulated for different X T and used to locate the trap in the channel. Evidently, in this context it is more convenient to consider only those parts of (2.4) which depend on the drain voltage
ð2.5Þ
This equation describes the shift of the local surface potential The described analytical model can be applied to devices with any channel length and doping. In order to assess the validity of our model, the results obtained will be compared with technology computer aided design (TCAD) simulations data.
Results and discussion
The TCAD simulations were performed on n-MOSFETs (N A ¼ 10 18 cm ¹3 ) and p-MOSFETs (N D ¼ 6 Á 10 17 cm ¹3 ) with channel lengths of L = 35 and 100 nm respectively. Initially, the surface potential distribution along the Si/SiO 2 interface has been extracted for numerous lateral positions of discrete interface traps. The results for both n-and p-MOSFETS with three different positions of the interface traps are given in Fig. 2 . The charged interface trap induces a local shift of the surface potential. The position of the potential minimum/maximum for an n-/p-MOSFET exactly corresponds to the trap position. In addition, one can see that the local surface potential shift depends on the applied drain voltage V d and that this dependence becomes stronger as the trap is shifted towards the drain.
For accurate results, the electron quantum correction potential has to be considered while modeling curves presented in Fig. 2 . We use the density-gradient method 23) as implemented in our device simulator Minimos-NT 24) which is calibrated against our Schrödinger-Poisson solver VSP. 25) This is done in order to minimize the dependence of the local surface potential near the trap T s on the grid meshing. 4) However, in the following discussion we will ignore the quantum corrections since it only weakly depends on the drain voltage and thus has no considerable impact on the differential 
ð3.1Þ
The coefficients pðX T Þ and T s ðX T ; V d ¼ 0Þ as a function of X T are plotted in Fig. 4 (top) , where the standard deviations due to random dopants are considered. One can see that the slope pðX T Þ is practically not affected by random dopants, especially for devices with longer channel. The slope also strongly increases if the interface trap position is changed from the source towards the drain. In contrast, the extracted Fig. 6 . This demonstrates the soundness of our analytical model and shows that it allows to obtain the X T -dependent T s ðV d Þ characteristics for devices with different parameters without running time consuming TCAD simulations. The abrupt growth of p versus X T allows us to determine the trap position with very high precision. In the drain side of the channel it can reach values of less than 1 nm which is especially valuable for the characterization of traps induced by hot carrier degradation. 23, 26, 27) It is very important that the precision of our method is not limited by the effects of random dopants, which render a practical application of some other techniques described in the literature (e.g., Ref.
3) unuseable.
Possible experimental validation
Scanning probe microscopy techniques have developed rapidly during the last years and may be used to validate the proposed method experimentally. The setup for this can be realized using Kelvin probe force microscopy (KPFM) equipment [28] [29] [30] with the possibility to apply V d , as shown in Fig. 1 from. 29) There it is assumed that the potential measurements can be performed on the edges of the device. Thus the measured profiles will contain the information about all traps situated within several nanometers into the bulk, depending on the channel doping level. For example, our TCAD simulations show that for the devices with N D ¼ 6 Â 10 17 cm ¹3 one should be able to detect the traps situated up to 2-3 nm from the edges and for N D ¼ 3 Â 10 18 cm ¹3 up to 4-5 nm. Although the potential spikes corresponding to the traps situated farther from the edges will be less pronounced, the slope of T s ðV d Þ characteristics will be independent on the width position. One should also note that although it is rather difficult to detect the traps situated far in the bulk of the device, the characterization of near-edge traps for numerous devices will give a good statistic on the trap distribution in the corresponding set of devices.
However, the measured potential profiles may also contain the spikes induced by random dopants and it is thus very important to separate them from the ones corresponding to The reason for this is that the lateral resolution of the KPFM technique for potential measurements is typically limited to around 10 nm. 28) From the other side the potential magnitudes versus V d containing all the information about the trap positions can be measured with a very high accuracy (up to several mV). Also, taking into account the simplicity of our analytical model one can simulate the similar dependencies versus the source voltage V s and measure the corresponding potential profiles. This will allow to increase the accuracy of the X T evaluation in the source side of the channel and also may be useful to solidify the results obtained using V ddependencies.
Conclusions
An analytical expression linking a trap-induced surface potential shift to the applied drain voltage and trap position has been derived. The results obtained from the proposed model are in a good agreement with TCAD simulations for nand p-MOSFETs with different channel lengths. It has been demonstrated that the lateral position of the charged interface traps in MOSFETs can be estimated precisely from the drain voltage dependence of the trap-induced surface potential shift. The main advantage of the method is that the random dopant fluctuations have only a negligibly small impact on its accuracy. The proposed method has a high potential of practical realization using modern scanning probe microscopy techniques.
